Transmission error detection, resynchronization, and error concealment for MPEG video decoder

Author(s):  
Sang H. Lee ◽  
Jong S. Yoon ◽  
Seong H. Jang ◽  
Soon H. Jang
2012 ◽  
Vol 605-607 ◽  
pp. 2475-2478
Author(s):  
Xue Wen Ding ◽  
Yalemtsehay Gared Dagnew ◽  
Ai Ping Yang

The quality of decoded video in erroneous environment depends on efficient detection and concealment of errors. In this paper, an improved error detection technique and a novel temporal error concealment technique for MPEG-4 video are proposed. The proposed detection technique can detect efficiently some transmission error as well locate the exact position of the first error. The proposed temporal concealment method can mask the impairments caused by the detected error significantly with very low computation complexity. Experimental results show the improved detection technique combining with the proposed temporal concealment method can increase the video quality efficiently.


2016 ◽  
Vol 78 (5-9) ◽  
Author(s):  
Ronnie O. Serfa Juan ◽  
Hi Seok Kim

Advanced driver assistance system (ADAS) performs an increasing improvement in active road safety and driving convenience. Controller Area Network (CAN) is now getting popular because of its expanding applications and widely utilizations in low-cost embedded systems from automation to medical industry. While implementing an effective and efficient mechanism for clock synchronization, serial operation causes the reduction of CAN transmission rate can have an adverse impact on the real-time applications of systems employing this protocol. Also, maintaining the reliability of this technology especially in safety services, a reliable system needs certain requirements like glitches management and troubleshooting in order to avoid certain occurrences of transmission error.  In this paper we present a simulated Cyclic Redundancy Checking (CRC) encoder and decoder that perform high speed error detection for CAN using CRC-15. Digital Signal Processing (DSP) algorithms were used, namely pipelining, unfolding and retiming to attain the feasible iteration bound and critical path that is appropriate for CAN system. The source code for Encoder and Decoder has been formulated in Verilog Hardware Description Language (HDL) from actual simulation to implementation of this CRC-15 for CAN system.


2002 ◽  
Author(s):  
Feng Liu ◽  
Shouping Nie ◽  
XiuChang Zhu

Sign in / Sign up

Export Citation Format

Share Document