Thermal Modeling Technique for Multiple Transistors Within Silicon Chip

Although thermal performance is always a critical issue in electronic packaging design at every packaging level, there is a significant lack of reliable and efficient thermal modeling and analysis techniques at the silicon chip level. Sharp temperature increases within small areas, which are called “hot spots”, often occur in silicon chips. For more efficient designs, the temperature and location of hot spots need to be predicted with acceptable accuracy. With millions of transistor gates acting as heat sources, accurate thermal modeling and analysis of silicon chips at micrometer level has not been possible using conventional techniques. In the present study, an efficient and accurate multi-level thermal modeling and analysis technique has been developed. The technique combines finite element analysis sub-modeling and a superposition method for more efficient modeling and simulation. Detailed temperature distribution caused by a single heat source is obtained using the finite element sub-modeling technique, while the temperature rise distribution caused by multiple heat sources is obtained by superimposing the finite element analysis result. Using the proposed thermal modeling methodology, one case of finite element analysis with a single heat source is sufficient for modeling a silicon chip with millions of transistors acting as heat sources. When the whole package is modeled using the finite element method, the effect of the package and its boundary conditions are also included in the superposition results, which makes it possible to model a large number of transistors on a silicon chip. The capabilities of the proposed methodology are demonstrated through a case study involving thermal modeling and analysis of a microprocessor chip with 4 × 106 transistors.