Test and debug strategy for TSMC CoWoS™ stacking process based heterogeneous 3D IC: A silicon case study
Keyword(s):
Keyword(s):
Keyword(s):
1996 ◽
Vol 54
◽
pp. 636-637