VLSI implementation of a high-speed and low-power punctured Viterbi decoder

2003 ◽  
Author(s):  
Li Qiao ◽  
You Yuxin ◽  
Wang Jinxiang ◽  
Ye Yizheng
Keyword(s):  
Low Power ◽  
High Speed ◽  
Vlsi Implementation ◽  
Viterbi Decoder

High-Speed Low-Power Viterbi Decoder Design for TCM Decoders

2012 ◽  
Vol 20 (4) ◽  
pp. 755-759 ◽  
Author(s):  
Jinjin He ◽  
Huaping Liu ◽  
Zhongfeng Wang ◽  
Xinming Huang ◽  
Kai Zhang
Keyword(s):  
Low Power ◽  
High Speed ◽  
Viterbi Decoder ◽  
Decoder Design

scholarly journals An Asynchronous Low Power and High Performance VLSI Architecture for Viterbi Decoder Implemented with Quasi Delay Insensitive Templates

2015 ◽  
Vol 2015 ◽  
pp. 1-13 ◽  
Author(s):  
T. Kalavathi Devi ◽  
Sakthivel Palaniappan
Keyword(s):  
Low Power ◽  
Communication Systems ◽  
High Speed ◽  
High Performance ◽  
Large Scale ◽  
Forward Error Correction ◽  
Vlsi Architecture ◽  
Convolutional Codes ◽  
Viterbi Decoder ◽  
Asynchronous Design

Convolutional codes are comprehensively used as Forward Error Correction (FEC) codes in digital communication systems. For decoding of convolutional codes at the receiver end, Viterbi decoder is often used to have high priority. This decoder meets the demand of high speed and low power. At present, the design of a competent system in Very Large Scale Integration (VLSI) technology requires these VLSI parameters to be finely defined. The proposed asynchronous method focuses on reducing the power consumption of Viterbi decoder for various constraint lengths using asynchronous modules. The asynchronous designs are based on commonly used Quasi Delay Insensitive (QDI) templates, namely, Precharge Half Buffer (PCHB) and Weak Conditioned Half Buffer (WCHB). The functionality of the proposed asynchronous design is simulated and verified using Tanner Spice (TSPICE) in 0.25 µm, 65 nm, and 180 nm technologies of Taiwan Semiconductor Manufacture Company (TSMC). The simulation result illustrates that the asynchronous design techniques have 25.21% of power reduction compared to synchronous design and work at a speed of 475 MHz.

Sign in / Sign up

Export Citation Format

Share Document