1-kb FinFET Dielectric Resistive Random Access Memory Array in $1\times $ nm CMOS Logic Technology for Embedded Nonvolatile Memory Applications

2016 ◽  
Vol 63 (11) ◽  
pp. 4273-4278 ◽  
Author(s):  
Kai Ping Huang ◽  
Hsin Wei Pan ◽  
Shih Yu Chen ◽  
Ping Chun Peng ◽  
Cheng-Hsiung Kuo ◽  
...  
Keyword(s):  
Nonvolatile Memory ◽  
Random Access ◽  
Random Access Memory ◽  
Resistive Random Access Memory ◽  
Access Memory ◽  
Memory Array ◽  
Memory Applications

A SPICE Model of Resistive Random Access Memory for Large-Scale Memory Array Simulation

2014 ◽  
Vol 35 (2) ◽  
pp. 211-213 ◽  
Author(s):  
Haitong Li ◽  
Peng Huang ◽  
Bin Gao ◽  
Bing Chen ◽  
Xiaoyan Liu ◽  
...  
Keyword(s):  
Large Scale ◽  
Random Access ◽  
Random Access Memory ◽  
Resistive Random Access Memory ◽  
Access Memory ◽  
Memory Array ◽  
Spice Model

Insertion of a Si layer to reduce operation current for resistive random access memory applications

2013 ◽  
Vol 102 (25) ◽  
pp. 252902 ◽  
Author(s):  
Yu-Ting Chen ◽  
Ting-Chang Chang ◽  
Han-Kuang Peng ◽  
Hsueh-Chih Tseng ◽  
Jheng-Jie Huang ◽  
...  
Keyword(s):  
Random Access ◽  
Random Access Memory ◽  
Resistive Random Access Memory ◽  
Access Memory ◽  
Memory Applications

scholarly journals Stateful Logic Operations in One-Transistor-One- Resistor Resistive Random Access Memory Array

2019 ◽  
Vol 40 (9) ◽  
pp. 1538-1541 ◽  
Author(s):  
Wensheng Shen ◽  
Peng Huang ◽  
Mengqi Fan ◽  
Runze Han ◽  
Zheng Zhou ◽  
...  
Keyword(s):  
Random Access ◽  
Random Access Memory ◽  
Resistive Random Access Memory ◽  
Access Memory ◽  
Memory Array ◽  
Logic Operations
Sign in / Sign up

Export Citation Format

Share Document