Area-Efficient and Low-Leakage Diode String for On-Chip ESD Protection

Chun-Yu Lin; Po-Han Wu; Ming-Dou Ker

doi:10.1109/ted.2015.2504493

Area-Efficient and Low-Leakage Diode String for On-Chip ESD Protection

IEEE Transactions on Electron Devices ◽

10.1109/ted.2015.2504493 ◽

2016 ◽

Vol 63 (2) ◽

pp. 531-536 ◽

Cited By ~ 13

Author(s):

Chun-Yu Lin ◽

Po-Han Wu ◽

Ming-Dou Ker

Keyword(s):

Low Leakage ◽

Esd Protection ◽

On Chip ◽

Area Efficient

Download Full-text

Area-Efficient ESD-Transient Detection Circuit With Smaller Capacitance for On-Chip Power-Rail ESD Protection in CMOS ICs

IEEE Transactions on Circuits & Systems II Express Briefs ◽

10.1109/tcsii.2009.2019164 ◽

2009 ◽

Vol 56 (5) ◽

pp. 359-363 ◽

Cited By ~ 17

Author(s):

Shih-Hung Chen ◽

Ming-Dou Ker

Keyword(s):

Transient Detection ◽

Detection Circuit ◽

Esd Protection ◽

On Chip ◽

Area Efficient

Download Full-text

A Novel and Robust Un-Assisted, Low-Trigger and High-Holding Voltage SCR (uSCR) for Area-Efficient On-Chip ESD Protection

2007 IEEE Conference on Electron Devices and Solid-State Circuits ◽

10.1109/edssc.2007.4450197 ◽

2007 ◽

Cited By ~ 3

Author(s):

Lifang Lou ◽

Juin J. Liou

Keyword(s):

Esd Protection ◽

On Chip ◽

Area Efficient

Download Full-text

A novel low-trigger and high-holding voltage SCR without externally- assisted circuitry for area-efficient on-chip ESD protection

2007 International Semiconductor Device Research Symposium ◽

10.1109/isdrs.2007.4422547 ◽

2007 ◽

Author(s):

Lifang Lou ◽

Juin J. Liou

Keyword(s):

Esd Protection ◽

On Chip ◽

Area Efficient

Download Full-text

Area-Efficient On-Chip Transient Detection Circuit for System-Level ESD Protection Against Transient-Induced Malfunction

IEEE Transactions on Device and Materials Reliability ◽

10.1109/tdmr.2019.2910351 ◽

2019 ◽

Vol 19 (2) ◽

pp. 363-369 ◽

Cited By ~ 1

Author(s):

Wen-Chieh Chen ◽

Ming-Dou Ker

Keyword(s):

System Level ◽

Transient Detection ◽

Detection Circuit ◽

Esd Protection ◽

On Chip ◽

Area Efficient

Download Full-text

An Unassisted, Low Trigger-, and High Holding-Voltage SCR (uSCR) for On-Chip ESD-Protection Applications

IEEE Electron Device Letters ◽

10.1109/led.2007.909838 ◽

2007 ◽

Vol 28 (12) ◽

pp. 1120-1122 ◽

Cited By ~ 14

Author(s):

Lifang Lou ◽

Juin J. Liou

Keyword(s):

Esd Protection ◽

On Chip

Download Full-text

P-45: On-Chip ESD Protection Design for UXGA/HDTV LCoS in 0.35-μm CMOS Technology

SID Symposium Digest of Technical Papers ◽

10.1889/1.1830999 ◽

2004 ◽

Vol 35 (1) ◽

pp. 404

Author(s):

Ming-Dou Ker ◽

Shih-Hung Chen ◽

Tang-Kui Tseng

Keyword(s):

Cmos Technology ◽

Esd Protection ◽

On Chip

Download Full-text

Reconfigurable delay cell for area-efficient implementation of on-chip MOSFET monitor schemes

2013 IEEE Asian Solid-State Circuits Conference (A-SSCC) ◽

10.1109/asscc.2013.6690998 ◽

2013 ◽

Cited By ~ 10

Author(s):

A.K.M. Mahfuzul Islam ◽

Tohru Ishihara ◽

Hidetoshi Onodera

Keyword(s):

Efficient Implementation ◽

Delay Cell ◽

On Chip ◽

Area Efficient

Download Full-text

Substrate-triggered technique for on-chip ESD protection design in a 0.18-μm salicided CMOS process

IEEE Transactions on Electron Devices ◽

10.1109/ted.2003.812495 ◽

2003 ◽

Vol 50 (4) ◽

pp. 1050-1057 ◽

Cited By ~ 15

Author(s):

Ming-Dou Ker ◽

Tung-Yang Chen

Keyword(s):

Cmos Process ◽

Esd Protection ◽

On Chip

Download Full-text

Design and Optimization of Vertical SiGe Thyristors for On-Chip ESD Protection

IEEE Transactions on Device and Materials Reliability ◽

10.1109/tdmr.2004.838423 ◽

2004 ◽

Vol 4 (4) ◽

pp. 586-593 ◽

Cited By ~ 2

Author(s):

S. Joshi ◽

R. Ida ◽

E. Rosenbaum

Keyword(s):

Design And Optimization ◽

Esd Protection ◽

On Chip

Download Full-text

Alternative ESD Concepts: On-Chip and Off-Chip ESD Protection Solutions

ESD ◽

10.1002/0470061405.ch10 ◽

2006 ◽

pp. 375-390

Keyword(s):

Esd Protection ◽

On Chip

Download Full-text