Tiered Memory: An Iso-Power Memory Architecture to Address the Memory Power Wall
2012 ◽
Vol 61
(12)
◽
pp. 1697-1710
◽
Keyword(s):