FPGA Implementation of High Speed Parallel Architecture for Block Motion Estimation

Author(s):  
P. Rangarajan ◽  
G. Prashanth ◽  
S. Harish
2001 ◽  
Vol 37 (1) ◽  
pp. 17 ◽  
Author(s):  
M. Bilal Ahmad ◽  
Tae-Sun Choi

Sign in / Sign up

Export Citation Format

Share Document