Using a Reconfigurable L1 Data Cache for Efficient Version Management in Hardware Transactional Memory

2011 ◽  
Author(s):  
Adria Armejach ◽  
Azam Seyedi ◽  
Ruben Titos-Gil ◽  
Ibrahim Hur ◽  
Adri´n Cristal ◽  
...  
Keyword(s):  
Transactional Memory ◽  
Data Cache ◽  
Version Management ◽  
Hardware Transactional Memory ◽  
L1 Data

scholarly journals Configurable Version Management Hardware Transactional Memory for Multi-processor Platform

2014 ◽  
Vol 1 (1) ◽  
Author(s):  
Jeevan Sirkunan ◽  
Chia Yee Ooi ◽  
N. Shaikh Husin ◽  
Yuan Wen Hau ◽  
Trias Andromeda ◽  
...  
Keyword(s):  
Transactional Memory ◽  
Version Management ◽  
Hardware Transactional Memory

Hardware transactional memory architecture with adaptive version management for multi-processor FPGA platforms

2017 ◽  
Vol 73 ◽  
pp. 42-52 ◽  
Author(s):  
Jeevan Sirkunan ◽  
Chia Yee Ooi ◽  
N. Shaikh-Husin ◽  
Yuan Wen Hau ◽  
M.N. Marsono
Keyword(s):  
Transactional Memory ◽  
Memory Architecture ◽  
Version Management ◽  
Hardware Transactional Memory

Analysing software prefetching opportunities in hardware transactional memory

2021 ◽  
Author(s):  
Marina Shimchenko ◽  
Rubén Titos-Gil ◽  
Ricardo Fernández-Pascual ◽  
Manuel E. Acacio ◽  
Stefanos Kaxiras ◽  
...  
Keyword(s):  
Transactional Memory ◽  
Hardware Transactional Memory ◽  
Software Prefetching

scholarly journals Performance pathologies in hardware transactional memory

2007 ◽  
Vol 35 (2) ◽  
pp. 81-91 ◽  
Author(s):  
Jayaram Bobba ◽  
Kevin E. Moore ◽  
Haris Volos ◽  
Luke Yen ◽  
Mark D. Hill ◽  
...  
Keyword(s):  
Transactional Memory ◽  
Hardware Transactional Memory
Sign in / Sign up

Export Citation Format

Share Document