scholarly journals A 75-MHz Continuous-Time Sigma–Delta Modulator Employing a Broadband Low-Power Highly Efficient Common-Gate Summing Stage

2017 ◽  
Vol 52 (3) ◽  
pp. 657-668 ◽  
Author(s):  
Carlos Briseno-Vidrios ◽  
Alexander Edward ◽  
Ayman Shafik ◽  
Samuel Palermo ◽  
Jose Silva-Martinez
Keyword(s):  
Low Power ◽  
Continuous Time ◽  
Sigma Delta Modulator ◽  
Sigma Delta ◽  
Highly Efficient ◽  
Common Gate

Reliability aware design of low power continuous-time sigma–delta modulator

2011 ◽  
Vol 51 (9-11) ◽  
pp. 1449-1453 ◽  
Author(s):  
H. Cai ◽  
H. Petit ◽  
J.-F. Naviner
Keyword(s):  
Low Power ◽  
Continuous Time ◽  
Sigma Delta Modulator ◽  
Sigma Delta

scholarly journals Low Power Continuous-Time Delta-Sigma Modulators Using the Three Stage OTA and Dynamic Comparator

2018 ◽  
Vol 7 (2.16) ◽  
pp. 38
Author(s):  
Anshu Gupta ◽  
Lalita Gupta ◽  
R K. Baghel
Keyword(s):  
Power Consumption ◽  
Low Power ◽  
Continuous Time ◽  
High Speed ◽  
Second Order ◽  
Cmos Process ◽  
Sigma Delta Modulator ◽  
Dynamic Comparator ◽  
Sigma Delta ◽  
Delta Sigma

A second-order sigma delta modulator that uses an operational transconductance amplifier as integrator and latch comparator as quantizer. The proposed technique where a low power high gain OTA is used as integrator and another circuit called dynamic latch comparator with two tail transistors and two controlling switches are used to achieve high speed, low power and high resolution in second order delta sigma modulator. It enhances the power efficiency and compactness of the modulator by implementing these blocks as sub modules. A second order modulator has been designed to justify the effectiveness of the proposed design. Technology 180nm CMOS process is used to implement complete second order continuous time sigma delta modulator.  We introduce the sub threshold three stage OTA, which is a way of achieving low distortion operation with input referred noise at 1 KHz is equal to the 2.2647pV/   and with low power consumption of 296.72nW.  A high-speed, low-voltage and a low-power Double-Tail dynamic comparator is also proposed. The proposed structure is contrasted with past dynamic comparators. In this paper, the comparator’s delay will be investigated and systematic analysis are inferred. a novel comparator using two tail transistor is proposed, here circuitry of a customized comparator having two tail is changed for low power dissipation and also it operates fast at little supply voltages. By maintaining the outline and by including couple of transistors, during the regeneration strengthening of positive feedback can be maintained, this results in amazingly diminished delay parameter. It is investigated that in proposed design structure of comparator using two tail transistors, power consumption is reduced and delay time is also diminished to a great extent. The proposed comparator is having maximum clock frequency that is possibly expanded up to 1GHz at voltages of 1 V whereas it is dissipating 10.99 µW of power, individually. By using sub threshold three stage OTA and dynamic standard two tail latch comparator, designed second order sigma delta ADC will consume 29.95µW of power.

Sign in / Sign up

Export Citation Format

Share Document