High-voltage transistor scaling circuit techniques for high-density negative-gate channel-erasing NOR flash memories

2002 ◽  
Vol 37 (10) ◽  
pp. 1318-1325 ◽  
Author(s):  
T. Tanzawa ◽  
Y. Takano ◽  
K. Watanabe ◽  
S. Atsumi
Keyword(s):  
High Voltage ◽  
High Density ◽  
Flash Memories ◽  
Circuit Techniques ◽  
Nor Flash

High-voltage management in single-supply CHE nor-type flash memories

2003 ◽  
Vol 91 (4) ◽  
pp. 554-568 ◽  
Author(s):  
I. Motta ◽  
G. Ragone ◽  
O. Khouri ◽  
G. Torelli ◽  
R. Micheloni
Keyword(s):  
High Voltage ◽  
Flash Memories ◽  
Voltage Management

Temperature-compensation Circuit Techniques For High-density CMOS DRAMs

2005 ◽  
Author(s):  
Dong-Sun Min ◽  
Dong-Soo Jun ◽  
Sooin Cho ◽  
Yongsik Seok ◽  
Youngrae Kim ◽  
...  
Keyword(s):  
Temperature Compensation ◽  
High Density ◽  
Compensation Circuit ◽  
Circuit Techniques

Programmable high voltage CMOS chips for particle-based high-density combinatorial peptide synthesis

2010 ◽  
Vol 147 (2) ◽  
pp. 418-427 ◽  
Author(s):  
K. König ◽  
I. Block ◽  
A. Nesterov ◽  
G. Torralba ◽  
S. Fernandez ◽  
...  
Keyword(s):  
Peptide Synthesis ◽  
High Voltage ◽  
High Density
Sign in / Sign up

Export Citation Format

Share Document