Scalable Multistage Network for Multiprocessor System-on-Chip Design

Author(s):  
S. Meftali ◽  
J.-L. Dekeyser ◽  
I.D. Scherson
Author(s):  
J. Riihimaki ◽  
P. Kukkala ◽  
T. Kangas ◽  
M. Hannikainen ◽  
T.D. Hamalainen

Sign in / Sign up

Export Citation Format

Share Document