A High Speed Parallel Timing Recovery Algorithm and Its FPGA Implementation
Keyword(s):
Keyword(s):
2010 ◽
Vol 15
(4)
◽
pp. 335-339