Pareto Optimal Design Space Exploration for Accelerated CNN on FPGA
Keyword(s):
Keyword(s):
2017 ◽
Vol 7
(3)
◽
pp. 339-349
Keyword(s):
2015 ◽
Vol 11
(1)
◽
pp. e1003988
◽
Keyword(s):