High-level synthesis techniques for in-circuit assertion-based verification

2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW) ◽

10.1109/ipdpsw.2010.5470747 ◽

2010 ◽

Cited By ~ 12

Author(s):

John Curreri ◽

Greg Stitt ◽

Alan D. George

Keyword(s):

High Level Synthesis ◽

Synthesis Techniques ◽

High Level

Download Full-text

High-level synthesis techniques for functional test pattern execution

Integration ◽

10.1016/s0167-9260(98)00012-1 ◽

1998 ◽

Vol 25 (2) ◽

pp. 161-180

Author(s):

Inki Hong ◽

Darko Kirovski ◽

Kevin Kornegay ◽

Miodrag Potkonjak

Keyword(s):

Test Pattern ◽

Functional Test ◽

High Level Synthesis ◽

Synthesis Techniques ◽

High Level

Download Full-text

The application of high-level synthesis techniques for the generation of pipelined reprogrammable microcontrollers

ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445) ◽

10.1109/icecs.2000.913043 ◽

2002 ◽

Author(s):

M. Benmohammed ◽

A. Rahmoune ◽

P. Kission

Keyword(s):

High Level Synthesis ◽

Synthesis Techniques ◽

High Level

Download Full-text

High level synthesis techniques for efficient built-in-self-repair

Proceedings of 1993 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems ◽

10.1109/dftvs.1993.595623 ◽

2002 ◽

Cited By ~ 17

Author(s):

L.M. Guerra ◽

M.M. Potkonjak ◽

J.M. Rabaey

Keyword(s):

High Level Synthesis ◽

Synthesis Techniques ◽

Self Repair ◽

High Level

Download Full-text

High-level synthesis techniques for reducing the activity of functional units

Proceedings of the 1995 international symposium on Low power design - ISLPED '95 ◽

10.1145/224081.224099 ◽

1995 ◽

Cited By ~ 58

Author(s):

E. Musoll ◽

J. Cortadella

Keyword(s):

High Level Synthesis ◽

Synthesis Techniques ◽

Functional Units ◽

High Level

Download Full-text

Automatic mapping of application to coarse-grained reconfigurable architecture based on high-level synthesis techniques

2008 International SoC Design Conference ◽

10.1109/socdc.2008.4815655 ◽

2008 ◽

Cited By ~ 8

Author(s):

Ganghee Lee ◽

Seokhyun Lee ◽

Kiyoung Choi

Keyword(s):

Reconfigurable Architecture ◽

Coarse Grained ◽

High Level Synthesis ◽

Synthesis Techniques ◽

Automatic Mapping ◽

High Level

Download Full-text

Optimizing SVM Classifier Through Approximate and High Level Synthesis Techniques

2019 8th International Conference on Modern Circuits and Systems Technologies (MOCAST) ◽

10.1109/mocast.2019.8742064 ◽

2019 ◽

Cited By ~ 1

Author(s):

Konstantina Koliogeorgi ◽

Georgios Zervakis ◽

Dimitrios Anagnostos ◽

Nikolaos Zompakis ◽

Kostas Siozios

Keyword(s):

High Level Synthesis ◽

Svm Classifier ◽

Synthesis Techniques ◽

High Level

Download Full-text

High-Level Synthesis Techniques to Generate Deeply Pipelined Circuits for FPGAs with Registered Routing

2019 International Conference on Field-Programmable Technology (ICFPT) ◽

10.1109/icfpt47387.2019.00071 ◽

2019 ◽

Cited By ~ 1

Author(s):

Yu Ting Chen ◽

Jin Hee Kim ◽

Kexin Li ◽

Graham Hoyes ◽

Jason H. Anderson

Keyword(s):

High Level Synthesis ◽

Synthesis Techniques ◽

High Level ◽

Pipelined Circuits

Download Full-text

Evaluation of High-Level Synthesis Techniques for Memory and Datapath Tradeoffs in FPGA Based SoC Architectures

Lecture Notes in Computer Science - Applied Reconfigurable Computing ◽

10.1007/978-3-319-16214-0_27 ◽

2015 ◽

pp. 321-330 ◽

Cited By ~ 1

Author(s):

Efstathios Sotiriou-Xanthopoulos ◽

Dionysios Diamantopoulos ◽

George Economakos

Keyword(s):

High Level Synthesis ◽

Synthesis Techniques ◽

High Level

Download Full-text

Model Based Design needs high level synthesis - A collection of high level synthesis techniques to improve productivity and quality of results for model based electronic design

2009 Design, Automation & Test in Europe Conference & Exhibition ◽

10.1109/date.2009.5090845 ◽

2009 ◽

Cited By ~ 8

Author(s):

S. Perry

Keyword(s):

High Level Synthesis ◽

Quality Of Results ◽

Synthesis Techniques ◽

Model Based ◽

High Level ◽

Electronic Design

Download Full-text

Floorplan-Aware High-Level Synthesis for Generalized Distributed-Register Architectures

IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences ◽

10.1587/transfun.e92.a.3169 ◽

2009 ◽

Vol E92-A (12) ◽

pp. 3169-3179 ◽

Cited By ~ 7

Author(s):

Akira OHCHI ◽

Nozomu TOGAWA ◽

Masao YANAGISAWA ◽

Tatsuo OHTSUKI

Keyword(s):

High Level Synthesis ◽

High Level

Download Full-text