A pragmatic approach to concurrent error detection in sequential circuits implemented using FPGAs with embedded memory

Author(s):  
A. Krasniewski
Sign in / Sign up

Export Citation Format

Share Document