Design and Implementation of the Low Power 0.64mW, 380 KHz Continuous Time Sigma Delta ADC

2011 ◽  
Author(s):  
Aniruddha Kanhe ◽  
Bibhudendra Acharya ◽  
R.B. Deshmukh
Keyword(s):  
Low Power ◽  
Continuous Time ◽  
Sigma Delta ◽  
Design And Implementation ◽  
Sigma Delta Adc

Adaptive Blocker Rejection Continuous-Time $\Sigma \Delta $ ADC for Mobile WiMAX Applications

2009 ◽  
Vol 44 (10) ◽  
pp. 2766-2779 ◽  
Author(s):  
Hyungseok Kim ◽  
Junghan Lee ◽  
Tino Copani ◽  
Seyfi Bazarjani ◽  
Sayfe Kiaei ◽  
...  
Keyword(s):  
Continuous Time ◽  
Mobile Wimax ◽  
Sigma Delta ◽  
Sigma Delta Adc

An Extended-Counting Incremental Sigma–Delta ADC with Hardware-Reuse Technique

2016 ◽  
Vol 25 (05) ◽  
pp. 1650038
Author(s):  
Xinji Zeng ◽  
Jing Gao ◽  
Liu Yang ◽  
Jiangtao Xu
Keyword(s):  
Conversion Rate ◽  
Cmos Process ◽  
Digital Output ◽  
Sigma Delta ◽  
Design And Implementation ◽  
Conversion Time ◽  
Cyclic Adc ◽  
Sigma Delta Adc ◽  
Oversampling Ratio ◽  
Least Significant Bits

This paper presents the design and implementation of an extended-counting incremental sigma–delta ADC (IDC) with hardware-reuse technique. The proposed ADC architecture is a cascaded configuration of a second-order IDC and a two-stage cyclic ADC. The operation of the ADC consists of the “coarse phase” and the “fine phase”. In the “coarse phase”, the circuit works as an IDC to achieve the most significant bits (MSBs) and produce the residue voltage. Then in the “fine phase”, it is reused and changed to work as a cyclic ADC to quantize the residue voltage and achieve the least significant bits (LSBs). Eventual digital output is achieved by combining the two parts together. The utilization of extended-counting technique significantly reduces the conversion time and increases the conversion rate, and the hardware-reuse technique removes the demand for additional circuit area. The ADC is designed in 0.5[Formula: see text][Formula: see text]m CMOS process, which has a conversion rate of 43.48[Formula: see text]kS/s with oversampling ratio (OSR) of 23 and achieves 84.83[Formula: see text]dB SNDR and 13.799-bit ENOB. It consumes 2.4[Formula: see text]mW with a 5[Formula: see text]V voltage supply, and the FOM is 3.87[Formula: see text]pJ/step.

A High-Resolution Low-Power Incremental $\Sigma\Delta$ ADC With Extended Range for Biosensor Arrays

2010 ◽  
Vol 45 (6) ◽  
pp. 1099-1110 ◽  
Author(s):  
Ali Agah ◽  
Katelijn Vleugels ◽  
Peter B. Griffin ◽  
Mostafa Ronaghi ◽  
James D. Plummer ◽  
...  
Keyword(s):  
High Resolution ◽  
Low Power ◽  
Sigma Delta ◽  
Biosensor Arrays ◽  
Extended Range ◽  
Sigma Delta Adc
Sign in / Sign up

Export Citation Format

Share Document