Behavioral-level test vector generation for system-on-chip designs

Author(s):  
M. Lajolo ◽  
M. Rebaudengo ◽  
M.S. Reorda ◽  
M. Violante ◽  
L. Lavagno
Sign in / Sign up

Export Citation Format

Share Document