Design Flow of Accelerating Hybrid Extremely Low Bit-Width Neural Network in Embedded FPGA
2011 ◽
Vol 2011
◽
pp. 1-11
◽
2018 ◽
Vol 1
(1)
◽
pp. 72-80
Keyword(s):
Keyword(s):
2013 ◽
Vol 397-400
◽
pp. 1598-1601
Keyword(s):
1997 ◽
Vol 103
(1)
◽
pp. 115
Keyword(s):