The Design of Bi-CMOS LVDS Output Buffer with ESD Protection Circuit Using 90nm CMOS Technology
Keyword(s):
2019 ◽
Vol 600
◽
pp. 012025
2012 ◽
Vol 12
(3)
◽
pp. 554-561
◽
2004 ◽
Vol 39
(12)
◽
pp. 2389-2396
◽