Error-free demultiplexing at 252 Gbit/s and low-power-penalty, jitter-tolerant demultiplexing at 168 Gbit/s with integrated symmetric Mach-Zehnder all-optical switch

Author(s):  
S. Nakamura ◽  
Y. Ueno ◽  
J. Sasaki ◽  
K. Tajima
1988 ◽  
Vol 24 (6) ◽  
pp. 303 ◽  
Author(s):  
P.D. Colbourne ◽  
P.E. Jessop

Sign in / Sign up

Export Citation Format

Share Document