A 5.184Gbps/ch through-chip interface and automated place-and-route design methodology for 3-D integration of 45nm CMOS processors
2018 ◽
Vol 17
(01)
◽
pp. 1
◽
2003 ◽
Vol 84
(2)
◽
pp. 303-303
Keyword(s):