Verification of CML circuits used in PLL contexts with Verilog-AMS