A low-power 24 GHz phase lock loop with gain-boosted charge pump embedded in 0.18 μm COMS technology

2012 ◽  
Author(s):  
Min Huang ◽  
Chia-Hui Yu ◽  
Jeng-Han Tsai ◽  
Tian-Wei Huang
Keyword(s):  
Low Power ◽  
Charge Pump ◽  
Phase Lock Loop ◽  
Phase Lock ◽  
24 Ghz

Reduction of Phase Noise and Lock Time in Low Power Phase Lock Loop (PLL)

2018 ◽  
Vol 15 (4) ◽  
pp. 1360-1367
Author(s):  
Amit Kumar ◽  
Shailendra Singh Ojha ◽  
Shyam Akashe
Keyword(s):  
Low Power ◽  
Phase Noise ◽  
Phase Lock Loop ◽  
Phase Lock

scholarly journals An Overview of Charge Pump for Phase Lock Loop System for High Frequency Application.

2013 ◽  
pp. 183-185
Author(s):  
VISHAL D. JAISWAL ◽  
Vrushali G. Nasre
Keyword(s):  
High Frequency ◽  
Design Methodology ◽  
Charge Pump ◽  
Local Oscillator ◽  
Phase Lock Loop ◽  
Phase Lock ◽  
Oscillator Function ◽  
High Frequency Application ◽  
Test Result ◽  
System Phase

Phase lock loop is fundamental buliding block of modern communication system. Phase lock loop are typically used to provide local oscillator function in radio reciver or transmitter. The design methodology and test result of charge pump structure for phase lock loop application are presented. The structure is composed to two charge/ discharge block. This paper provides study of various charge pump and discuss the technology that is used to design charge pump.

scholarly journals An Overview of Charge Pump for Phase Lock Loop System for High Frequency Application

2011 ◽  
pp. 134-136
Author(s):  
VISHAL D. JAISWAL
Keyword(s):  
High Frequency ◽  
Design Methodology ◽  
Charge Pump ◽  
Local Oscillator ◽  
Phase Lock Loop ◽  
Phase Lock ◽  
Fundamental Building Block ◽  
Oscillator Function ◽  
Test Result ◽  
System Phase

Phase lock loop is fundamental building block of modern communication system. Phase lock loop are typically used to provide local oscillator function in radio receiver or transmitter. The design methodology and test result of charge pump structure for phase lock loop application are presented. The structure is composed of two charge / discharge block. This paper provides study of various charge pump and discuss the technologies that is used to design charge pump.

Low Power Differential and Ring Voltage Controlled Oscillator Architectures for High Frequency (L-Band) Phase Lock Loop Applications in 0.35 Complementary Metal Oxide Semi Conductor Process

2019 ◽  
Vol 11 (01) ◽  
pp. 63-70
Author(s):  
Deepak Balodi ◽  
Rahul Misra
Keyword(s):  
Metal Oxide ◽  
Power Consumption ◽  
Low Power ◽  
High Frequency ◽  
Cmos Technology ◽  
Phase Lock Loop ◽  
Voltage Controlled Oscillator ◽  
Phase Lock ◽  
Differential Pair ◽  
L Band

The design of a high frequency (L Band), low power (2.75mW) Phase Lock Loops with a 350nm Complementary Metal Oxide Semi Conductor (CMOS) technology has been represented. The comparison of Current Starved Voltage Controlled Oscillator (CSVCO) and Differential pair VCO is performed and analyzed for low power and high frequency analysis respectively. Each component of Phase Lock Loop (PLL) is designed with 350nm CMOS technology in Design Architect Integrated Circuit Station by Mentor Graphics (Eldo-Net) as simulator. In this paper both the standard configurations have been simulated under the same environment and results are analyzed for two most important Very Large Scale Integration (VLSI)constraints, Speed (High frequency range) and Power consumption. The high speed and locking performance of the Differential pair VCO has been evaluated against the lower power consumption benefit of CSVCO.

Sign in / Sign up

Export Citation Format

Share Document