Hierarchical redundancy design for WSI neuro-processors

IEEE. APCCAS 1998. 1998 IEEE Asia-Pacific Conference on Circuits and Systems. Microelectronics and Integrating Systems. Proceedings (Cat. No.98EX242) ◽

10.1109/apccas.1998.743939 ◽

2002 ◽

Author(s):

N. Tomabechi

Keyword(s):

Redundancy Design

Download Full-text

Redundancy design for a fault tolerant systolic array

IEE Proceedings E Computers and Digital Techniques ◽

10.1049/ip-e.1990.0027 ◽

1990 ◽

Vol 137 (3) ◽

pp. 218 ◽

Cited By ~ 1

Author(s):

J.-J. Wang ◽

C.-W. Jen

Keyword(s):

Systolic Array ◽

Fault Tolerant ◽

Redundancy Design

Download Full-text

Optimum redundancy design for new-generation EPROMs based on yield analysis of previous generation

Digest of Papers. 1992 IEEE VLSI Test Symposium ◽

10.1109/vtest.1992.232746 ◽

2003 ◽

Author(s):

K. Imamiya ◽

J. Miyamoto ◽

N. Ohtuska ◽

N. Tomita ◽

Y. Iyama

Keyword(s):

Yield Analysis ◽

Previous Generation ◽

Redundancy Design ◽

New Generation

Download Full-text

Robustness and Redundancy Design for Tall Buildings

Advanced Technology in Structural Engineering ◽

10.1061/40492(2000)94 ◽

2000 ◽

Author(s):

Ahmad K. Abdelrazaq ◽

Robert C. Sinn

Keyword(s):

Tall Buildings ◽

Redundancy Design

Download Full-text

Computer Redundancy: Design, Performance, and Future

IEEE Transactions on Reliability ◽

10.1109/tr.1969.5216961 ◽

1969 ◽

Vol R-18 (1) ◽

pp. 3-11 ◽

Cited By ~ 23

Author(s):

Ralph E. Kuehn

Keyword(s):

Design Performance ◽

Redundancy Design

Download Full-text

Optimizing redundancy design for chip-multiprocessors for flexible utility functions

2014 International Test Conference ◽

10.1109/test.2014.7035368 ◽

2014 ◽

Author(s):

Da Cheng ◽

Sandeep K. Gupta

Keyword(s):

Chip Multiprocessors ◽

Utility Functions ◽

Redundancy Design

Download Full-text

Optimizing redundancy design for chip-multiprocessors for flexible utility functions*

Proceedings of the 2013 25th International Teletraffic Congress (ITC) ◽

10.1109/itc.2013.6917155 ◽

2013 ◽

Author(s):

Da Cheng ◽

Sandeep Gupta

Keyword(s):

Chip Multiprocessors ◽

Utility Functions ◽

Redundancy Design

Download Full-text

Redundancy design philosophy for catastrophic loss protection

Annual Reliability and Maintainability Symposium 1992 Proceedings ◽

10.1109/arms.1992.187791 ◽

2003 ◽

Cited By ~ 2

Author(s):

K.H. Eagle ◽

A.S. Agarwala

Keyword(s):

Design Philosophy ◽

Catastrophic Loss ◽

Redundancy Design

Download Full-text

Reliability modeling and redundancy design of hybrid MMC considering decoupled sub-module correlation

International Journal of Electrical Power & Energy Systems ◽

10.1016/j.ijepes.2018.09.026 ◽

2019 ◽

Vol 105 ◽

pp. 690-698 ◽

Cited By ~ 6

Author(s):

Jianzhong Xu ◽

Le Wang ◽

Dongyi Wu ◽

Hao Jing ◽

Chengyong Zhao

Keyword(s):

Reliability Modeling ◽

Redundancy Design

Download Full-text

Efficient routing redundancy design over lossy networks

International Journal of Robust and Nonlinear Control ◽

10.1002/rnc.4036 ◽

2018 ◽

Vol 28 (6) ◽

pp. 2574-2597 ◽

Cited By ~ 2

Author(s):

Francesco Smarra ◽

Maria Domenica Di Benedetto ◽

Alessandro D'Innocenzo

Keyword(s):

Lossy Networks ◽

Redundancy Design

Download Full-text

Reliability and Cost based Redundancy Design for Modular Multilevel Converter

IEEE Transactions on Industrial Electronics ◽

10.1109/tie.2018.2793263 ◽

2018 ◽

pp. 1-1 ◽

Cited By ~ 36

Author(s):

Pengfei Tu ◽

Shunfeng Yang ◽

Peng Wang

Keyword(s):

Modular Multilevel Converter ◽

Multilevel Converter ◽

Redundancy Design

Download Full-text