Design and performance of Multinet switch: a multistage ATM switch architecture with partially shared buffers

H.S. Kim

doi:10.1109/90.365416

Design and performance of Multinet switch: a multistage ATM switch architecture with partially shared buffers

IEEE/ACM Transactions on Networking ◽

10.1109/90.365416 ◽

1994 ◽

Vol 2 (6) ◽

pp. 571-580 ◽

Cited By ~ 16

Author(s):

H.S. Kim

Keyword(s):

Atm Switch ◽

Switch Architecture ◽

And Performance

Download Full-text

Design and performance analysis of a 32×32 hybrid ATM switch architecture

Proceedings IEEE Southeastcon 95 Visualize the Future SECON-95 ◽

10.1109/secon.1995.513050 ◽

2002 ◽

Author(s):

S.V. Kumar ◽

H.M. Sendaula

Keyword(s):

Performance Analysis ◽

Atm Switch ◽

Switch Architecture ◽

And Performance

Download Full-text

Design and performance analysis of shift register-based ATM switch

1997 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, PACRIM. 10 Years Networking the Pacific Rim, 1987-1997 ◽

10.1109/pacrim.1997.619905 ◽

2002 ◽

Cited By ~ 3

Author(s):

F. ElGuibaly ◽

S. Agarval

Keyword(s):

Performance Analysis ◽

Shift Register ◽

Atm Switch ◽

And Performance

Download Full-text

Large scale ATM switch architecture for Tbit/s systems

IEEE GLOBECOM 1998 (Cat. NO. 98CH36250) ◽

10.1109/glocom.1998.775751 ◽

2002 ◽

Cited By ~ 2

Author(s):

N. Moriwaki ◽

A. Makimoto ◽

Y. Oguri ◽

M. Wada ◽

T. Kozaki

Keyword(s):

Large Scale ◽

Atm Switch ◽

Switch Architecture

Download Full-text

A high-speed arbitration scheme for an input buffering ATM switch architecture

Proceedings of APCCAS'96 - Asia Pacific Conference on Circuits and Systems ◽

10.1109/apcas.1996.569282 ◽

2002 ◽

Cited By ~ 1

Author(s):

Jung-Hoon Paik ◽

Youn-Oh Jung ◽

Chae-Tak Lim

Keyword(s):

High Speed ◽

Atm Switch ◽

Switch Architecture

Download Full-text

ATM switch evolution and performance test

10.1109/icc.1996.542244 ◽

2002 ◽

Author(s):

T.-S.G. Yang

Keyword(s):

Performance Test ◽

Atm Switch ◽

And Performance

Download Full-text

Design and performance analysis of an output-buffering ATM switch with complexity of O(Nlog/sub 2/N)

Proceedings of ICC/SUPERCOMM'94 - 1994 International Conference on Communications ◽

10.1109/icc.1994.368868 ◽

2002 ◽

Author(s):

R.Y. Awdeh ◽

M.T. Mouftah

Keyword(s):

Performance Analysis ◽

Atm Switch ◽

And Performance

Download Full-text

A scalable shared buffer ATM switch architecture

Proceedings. Fifth Great Lakes Symposium on VLSI ◽

10.1109/glsv.1995.516063 ◽

2002 ◽

Cited By ~ 2

Author(s):

A. Agrawal ◽

A. Raju ◽

S. Varadarajan ◽

M.A. Bayoumi

Keyword(s):

Atm Switch ◽

Switch Architecture ◽

Shared Buffer

Download Full-text

Structure and performance evaluation of a replicated banyan network based ATM switch

Proceedings IEEE International Symposium on Computers and Communications (Cat. No.PR00250) ◽

10.1109/iscc.1999.780824 ◽

2003 ◽

Cited By ~ 1

Author(s):

M.A. Youssef ◽

M.N. El-Derini ◽

H.H. Aly

Keyword(s):

Performance Evaluation ◽

Atm Switch ◽

Banyan Network ◽

And Performance

Download Full-text

A multicasting ATM switch architecture

Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97 ◽

10.1109/iscas.1997.621593 ◽

2002 ◽

Author(s):

D.F. Seidel ◽

M.A. Bayoumi

Keyword(s):

Atm Switch ◽

Switch Architecture

Download Full-text

Performance of sliding-window ATM switch architecture for broadband communications

Proceedings IEEE Southeastcon 95 Visualize the Future SECON-95 ◽

10.1109/secon.1995.513103 ◽

2002 ◽

Cited By ~ 2

Author(s):

S. Kumar ◽

D.P. Agrawal

Keyword(s):

Sliding Window ◽

Atm Switch ◽

Switch Architecture ◽

Broadband Communications

Download Full-text