A method for reduced-order modeling and simulation of large interconnect circuits and its application to PEEC models with retardation
2000 ◽
Vol 47
(4)
◽
pp. 261-273
◽
Keyword(s):
Keyword(s):
Keyword(s):
Keyword(s):
Keyword(s):
Keyword(s):
2021 ◽
pp. 095441002199986