A high-accuracy CMOS oversampling switched-current sample/hold (S/H) circuit using feedforward approach

Author(s):  
Renyuan Huang ◽  
Chin-Long Wey
2000 ◽  
Vol 120 (10) ◽  
pp. 1352-1357
Author(s):  
Akira Yamada ◽  
Shigetaka Takagi ◽  
Nobuo Fujii

2011 ◽  
Vol 20 (01) ◽  
pp. 15-27 ◽  
Author(s):  
XIAN TANG ◽  
KONG PANG PUN

A novel switched-current successive approximation ADC is presented in this paper with high speed and low power consumption. The proposed ADC contains a new high-accuracy and power-efficient switched-current S/H circuit and a speed-improved current comparator. Designed and simulated in a 0.18-μm CMOS process, this 8-bit ADC achieves 46.23 dB SNDR at 1.23 MS/s consuming 73.19 μW under 1.2 V voltage supply, resulting in an ENOB of 7.38-bit and an FOM of 0.357 pJ/Conv.-step.


1997 ◽  
Vol 32 (6) ◽  
pp. 898-904 ◽  
Author(s):  
Xiaoyun Hu ◽  
K.W. Martin

Sign in / Sign up

Export Citation Format

Share Document