A diagnostic test generation procedure based on test elimination by vector omission for synchronous sequential circuits

Author(s):  
I. Pomeranz ◽  
S.M. Reddy
Sign in / Sign up

Export Citation Format

Share Document