Experimental realisation of a full adder by substrate fed threshold logic structure

1983 ◽  
Vol 19 (16) ◽  
pp. 613
Author(s):  
C.H. Han ◽  
C.K. Kim
Keyword(s):  
Full Adder ◽  
Threshold Logic ◽  
Logic Structure

Performance Analysis of Various FINFET Threshold Logic based Full Adder Design

2019 ◽  
Author(s):  
Mili Sarkar ◽  
Shagufta Talaat Nasir ◽  
Indrani Chakraborty ◽  
Sougata Maity ◽  
Ribhu Chakraborty ◽  
...  
Keyword(s):  
Performance Analysis ◽  
Full Adder ◽  
Threshold Logic

A POWER EFFICIENT NMOS BASED FULL ADDER USING PTL LOGIC

2017 ◽  
Vol 5 (4) ◽  
pp. 15
Author(s):  
ISWARIYA S. ◽  
RAJA M. VILASINI ◽  
◽  
Keyword(s):  
Full Adder ◽  
Power Efficient

Full adder design based on hybrid logic of M4 structure

2014 ◽  
Vol 31 (5) ◽  
pp. 479
Author(s):  
Yinshui Xia ◽  
Shiheng Wang ◽  
Libo Qian
Keyword(s):  
Full Adder ◽  
Hybrid Logic

Performance Analysis of Various Multipliers Using 8T-full Adder with 180nm Technology

2020 ◽  
Vol 13 (6) ◽  
pp. 864-870
Author(s):  
Sai Venkatramana Prasada G.S ◽  
G. Seshikala ◽  
S. Niranjana
Keyword(s):  
Low Power ◽  
Power Dissipation ◽  
High Speed ◽  
High Performance ◽  
Full Adder ◽  
Fundamental Operation ◽  
Wallace Tree ◽  
Power Delay Product ◽  
The Comparative Study ◽  
Wallace Tree Multiplier

Background: This paper presents the comparative study of power dissipation, delay and power delay product (PDP) of different full adders and multiplier designs. Methods: Full adder is the fundamental operation for any processors, DSP architectures and VLSI systems. Here ten different full adder structures were analyzed for their best performance using a Mentor Graphics tool with 180nm technology. Results: From the analysis result high performance full adder is extracted for further higher level designs. 8T full adder exhibits high speed, low power delay and low power delay product and hence it is considered to construct four different multiplier designs, such as Array multiplier, Baugh Wooley multiplier, Braun multiplier and Wallace Tree multiplier. These different structures of multipliers were designed using 8T full adder and simulated using Mentor Graphics tool in a constant W/L aspect ratio. Conclusion: From the analysis, it is concluded that Wallace Tree multiplier is the high speed multiplier but dissipates comparatively high power. Baugh Wooley multiplier dissipates less power but exhibits more time delay and low PDP.

Sign in / Sign up

Export Citation Format

Share Document