Three-dimensional bipedal DNA walker enabled logic gates responding to telomerase and miRNA

2021 ◽  
Author(s):  
Xin Liu ◽  
Fanyu Meng ◽  
Rui Sun ◽  
Kangnan Wang ◽  
Zhiqiang Yu ◽  
...  

Gold nanoparticle mediated bipedal DNA walkers are fabricated for logic gate operations responding to telomerase and miRNA.

Nanoscale ◽  
2021 ◽  
Author(s):  
Hui Hu ◽  
Fu Zhou ◽  
Baojuan Wang ◽  
Xin Chang ◽  
Tianyue Dai ◽  
...  

Three dimensional (3D) DNA walkers possesses the potential as ideal candidates for signal transduction and amplification in bioassays. However, intracellularly autonomous operation of 3D DNA walkers is still limitedly implemented...


The Analyst ◽  
2021 ◽  
Author(s):  
Na Wang ◽  
Yong Jian Jiang ◽  
Xu Zhang ◽  
Hua Rong Lin ◽  
Feng Cheng ◽  
...  

An Exo III-propelled stochastic 3D DNA walker based on nanosurface energy transfer was developed for enzyme-assisted DNA detection with signal amplification.


2021 ◽  
Author(s):  
Bei Li ◽  
Dongsheng Zhao ◽  
Feng Wang ◽  
Xiaoxian Zhang ◽  
Wenqian Li ◽  
...  

This review covers the latest advancements of molecular logic gates based on LMOF. The classification, design strategies, related sensing mechanisms, future developments, and challenges of LMOFs-based logic gates are discussed.


2019 ◽  
Vol 28 (10) ◽  
pp. 1950171 ◽  
Author(s):  
Vinay Kumar ◽  
Ankit Singh ◽  
Shubham Upadhyay ◽  
Binod Kumar

Power dissipation has been the prime concern for CMOS circuits. Approximate computing is a potential solution for addressing this concern as it reduces power consumption resulting in improved performance in terms of power–delay product (PDP). Decrease of power consumption in approximate computing is achieved by approximating the demand of accuracy as per the error tolerance of the system. This paper presents a new approach for designing approximate adder by introducing inexactness in the existing logic gate(s). Approximated logic gates provide flexibility in designing low power error-resilient systems depending on the error tolerance of the applications such as image processing and data mining. The proposed approximate adder (PAA) has higher accuracy than existing approximate adders with normalized mean error distance of 0.123 and 0.1256 for 16-bit and 32-bit adder, respectively, and lower PDP of 1.924E[Formula: see text]18[Formula: see text]J for 16-bit adder and 5.808E[Formula: see text]18[Formula: see text]J for 32-bit adder. The PAA also performs better than some of the recent approximate adders reported in literature in terms of layout area and delay. Performance of PAA has also been evaluated with an image processing application.


Author(s):  
Haibo Xing ◽  
Xuelian Fei ◽  
Bowen Zheng ◽  
Xiyin Zheng ◽  
Xu Dang ◽  
...  

2016 ◽  
Vol 16 (5&6) ◽  
pp. 465-482
Author(s):  
Taoufik Said ◽  
Abdelhaq Chouikh ◽  
Karima Essammouni ◽  
Mohamed Bennai

We propose an effective way for realizing a three quantum logic gates (NTCP gate, NTCP-NOT gate and NTQ-NOT gate) of one qubit simultaneously controlling N target qubits based on the qubit-qubit interaction. We use the superconducting qubits in a cavity QED driven by a strong microwave field. In our scheme, the operation time of these gates is independent of the number N of qubits involved in the gate operation. These gates are insensitive to the initial state of the cavity QED and can be used to produce an analogous CNOT gate simultaneously acting on N qubits. The quantum phase gate can be realized in a time (nanosecond-scale) much smaller than decoherence time and dephasing time (microsecond-scale) in cavity QED. Numerical simulation under the influence of the gate operations shows that the scheme could be achieved efficiently within current state-of-the-art technology.


Sign in / Sign up

Export Citation Format

Share Document