A Differential Covariance Matrix Adaptation Evolutionary Algorithm for real parameter optimization

2012 ◽  
Vol 182 (1) ◽  
pp. 199-219 ◽  
Author(s):  
Saurav Ghosh ◽  
Swagatam Das ◽  
Subhrajit Roy ◽  
S.K. Minhazul Islam ◽  
P.N. Suganthan
Keyword(s):  
Evolutionary Algorithm ◽  
Covariance Matrix ◽  
Parameter Optimization ◽  
Real Parameter ◽  
Covariance Matrix Adaptation

Evolutionary algorithm characterization in real parameter optimization problems

2013 ◽  
Vol 13 (4) ◽  
pp. 1902-1921 ◽  
Author(s):  
Pilar Caamaño ◽  
Francisco Bellas ◽  
Jose A. Becerra ◽  
Richard J. Duro
Keyword(s):  
Evolutionary Algorithm ◽  
Parameter Optimization ◽  
Optimization Problems ◽  
Real Parameter

A System on Chip Development of Customizable GA Architecture for Real Parameter Optimization Problem

2016 ◽  
pp. 66-102
Author(s):  
Sumitra Mukhopadhyay ◽  
Soumyadip Das
Keyword(s):  
Evolutionary Algorithm ◽  
Parameter Optimization ◽  
Optimization Problems ◽  
System On Chip ◽  
Real Parameter ◽  
Benchmark Problems ◽  
Modular Architecture ◽  
Field Programmable ◽  
On Chip ◽  
Reconfigurable Device

This chapter presents the design and development of a hardware based architecture of Evolutionary Algorithm for solving both the unimodal and multimodal fixed point real parameter optimization problems. Here a modular architecture has been proposed to provide a tradeoff between real time performance and flexibility and to work as a resource efficient reconfigurable device. The evolutionary algorithm used here is Genetic Algorithm. Prototype implementation of the algorithm has been performed on a system-on-chip field programmable gate array. The notable feature of the architecture is the capability of optimizing a wide class of functions with minimum or no change in the synthesized hardware. The architecture has been tested with ten benchmark problems and it has been observed that for different optimization problems the synthesized target requires maximum of 5% logic slice utilization, 2% of the available block RAMs and 2% of the DSP48 utilization in Xilinx Virtex IV (ML401, XC4VLX25) board.

Sign in / Sign up

Export Citation Format

Share Document