Low-complexity and energy efficient image compression scheme for wireless sensor networks

2008 ◽  
Vol 52 (13) ◽  
pp. 2594-2603 ◽  
Author(s):  
Qin Lu ◽  
Wusheng Luo ◽  
Jidong Wang ◽  
Bo Chen
Author(s):  
J. H. Kong ◽  
J. J. Ong ◽  
L.-M. Ang ◽  
K. P. Seng

This chapter presents low complexity processor designs for energy-efficient security and error correction for implementation on wireless sensor networks (WSN). WSN nodes have limited resources in terms of hardware, memory, and battery life span. Small area hardware designs for encryption and error-correction modules are the most preferred approach to meet the stringent design area requirement. This chapter describes Minimal Instruction Set Computer (MISC) processor designs with a compact architecture and simple hardware components. The MISC is able to make use of a small area of the FPGA and provides a processor platform for security and error correction operations. In this chapter, two example applications, which are the Advance Encryption Standard (AES) and Reed Solomon (RS) algorithms, were implemented onto MISC. The MISC hardware architecture for AES and RS were designed and verified using the Handel-C hardware description language and implemented on a Xilinx Spartan-3 FPGA.


Author(s):  
Muneer Bani Yassein ◽  
Yaser Khamayseh ◽  
Ismail Hmeidi ◽  
Ahmed Al-Dubai ◽  
Mohammed Al-Maolegi

Sign in / Sign up

Export Citation Format

Share Document