A Novel Monopole Antenna for Wireless Communication Systems and UWB Application

2013 ◽  
Vol 55 (8) ◽  
pp. 1856-1860 ◽  
Author(s):  
M. Sefidi ◽  
Y. Zehforoosh ◽  
S. Moradi
Keyword(s):  
Wireless Communication ◽  
Communication Systems ◽  
Monopole Antenna ◽  
Wireless Communication Systems

scholarly journals Wideband printed monopole antenna for application in wireless communication systems

2018 ◽  
Vol 12 (7) ◽  
pp. 1222-1230 ◽  
Author(s):  
Mohammad Alibakhshikenari ◽  
Bal S. Virdee ◽  
Chan Hwang See ◽  
Raed Abd‐Alhameed ◽  
Abdul Ali ◽  
...  
Keyword(s):  
Wireless Communication ◽  
Communication Systems ◽  
Monopole Antenna ◽  
Wireless Communication Systems ◽  
Printed Monopole Antenna ◽  
Printed Monopole

A Compact Penta-Band Printed Monopole Antenna for Multiple Wireless Communication Systems

2021 ◽  
pp. 105-113
Author(s):  
Sudipta Das ◽  
Apurba Chowdhury ◽  
Bikram Lala ◽  
Ravi Prakash Dwivedi ◽  
K. Vasu Babu ◽  
...  
Keyword(s):  
Wireless Communication ◽  
Communication Systems ◽  
Monopole Antenna ◽  
Wireless Communication Systems ◽  
Printed Monopole Antenna ◽  
Printed Monopole

Design and Implementation of an Efficient Parallel LFSR Architecture for Wireless Communication Systems

2019 ◽  
Vol 14 ◽  
Author(s):  
A. Suresh Babu ◽  
B. Anand
Keyword(s):  
Wireless Communication ◽  
Power Consumption ◽  
Low Power ◽  
Communication Systems ◽  
High Speed ◽  
Design Tool ◽  
Shift Register ◽  
Linear Feedback ◽  
Wireless Communication Systems ◽  
Coverage Area

: A Linear Feedback Shift Register (LFSR) considers a linear function typically an XOR operation of the previous state as an input to the current state. This paper describes in detail the recent Wireless Communication Systems (WCS) and techniques related to LFSR. Cryptographic methods and reconfigurable computing are two different applications used in the proposed shift register with improved speed and decreased power consumption. Comparing with the existing individual applications, the proposed shift register obtained >15 to <=45% of decreased power consumption with 30% of reduced coverage area. Hence this proposed low power high speed LFSR design suits for various low power high speed applications, for example wireless communication. The entire design architecture is simulated and verified in VHDL language. To synthesis a standard cell library of 0.7um CMOS is used. A custom design tool has been developed for measuring the power. From the results, it is obtained that the cryptographic efficiency is improved regarding time and complexity comparing with the existing algorithms. Hence, the proposed LFSR architecture can be used for any wireless applications due to parallel processing, multiple access and cryptographic methods.

Sign in / Sign up

Export Citation Format

Share Document