A design methodology for the 60 GHz CMOS power amplifier using on-chip transformers

2011 ◽  
Vol 53 (3) ◽  
pp. 506-509 ◽  
Author(s):  
Ki-Jin Kim ◽  
K.H. Ahn ◽  
T. H. Lim ◽  
Hyun Chul Park ◽  
Jong-Won Yu
Keyword(s):  
Power Amplifier ◽  
Design Methodology ◽  
60 Ghz ◽  
On Chip

A broadband differential cascode power amplifier in 45 nm CMOS for high-speed 60 GHz system-on-chip

2010 ◽  
Author(s):  
Morteza Abbasi ◽  
Torgil Kjellberg ◽  
Anton de Graauw ◽  
Edwin van der Heijden ◽  
Raf Roovers ◽  
...  
Keyword(s):  
Power Amplifier ◽  
High Speed ◽  
System On Chip ◽  
60 Ghz ◽  
On Chip

Area-Efficient 60 GHz +18.9 dBm Power Amplifier with On-Chip Four-Way Parallel Power Combiner in 65-nm CMOS

2017 ◽  
Vol 38 (6) ◽  
pp. 745-765
Author(s):  
Payam Masoumi Farahabadi ◽  
Ali Basaligheh ◽  
Parvaneh Saffari ◽  
Kambiz Moez
Keyword(s):  
Power Amplifier ◽  
60 Ghz ◽  
Power Combiner ◽  
On Chip ◽  
Area Efficient

A 60 GHz High Gain Transformer-Coupled Differential Cascode Power Amplifier in 65 nm CMOS

2011 ◽  
Vol E94-C (10) ◽  
pp. 1508-1514
Author(s):  
Jenny Yi-Chun LIU ◽  
Mau-Chung Frank CHANG
Keyword(s):  
Power Amplifier ◽  
High Gain ◽  
60 Ghz

scholarly journals An 0.4–2.8 GHz CMOS Power Amplifier With On-Chip Broadband-Pre-Distorter (BPD) Achieving 36.1–38.6% PAE and 21 dBm Maximum Linear Output Power

IEEE Access ◽  
2021 ◽  
Vol 9 ◽  
pp. 48831-48840
Author(s):  
Selvakumar Mariappan ◽  
Jagadheswaran Rajendran ◽  
Yusman M. Yusof ◽  
Norlaili M. Noh ◽  
Binboga Siddik Yarman
Keyword(s):  
Output Power ◽  
Power Amplifier ◽  
On Chip
Sign in / Sign up

Export Citation Format

Share Document