Cost reduction in bottom-up hierarchical-based VLSI floorplanning designs
2013 ◽
Vol 43
(3)
◽
pp. 286-306
◽
2001 ◽
Vol 51
(2)
◽
pp. 53-57
◽