Area‐efficient and high‐speed hardware structure of hybrid cryptosystem (AES‐RC4) for maximizing key lifetime using parallel subpipeline architecture

2019 ◽  
pp. e5287
Author(s):  
Senthil Murugan Maniam ◽  
T. Sasilatha
Keyword(s):  
High Speed ◽  
Area Efficient ◽  
Hardware Structure

Design of area-efficient high speed 4 × 4 Wallace tree multiplier using quantum-dot cellular automata

2020 ◽  
Author(s):  
A. Arunkumar Gudivada ◽  
K. Jayaram Kumar ◽  
Srinivasa Rao Jajula ◽  
Durga Prasad Siddani ◽  
Praveen Kumar Poola ◽  
...  
Keyword(s):  
Cellular Automata ◽  
Quantum Dot ◽  
High Speed ◽  
Quantum Dot Cellular Automata ◽  
Wallace Tree ◽  
Wallace Tree Multiplier ◽  
Area Efficient

scholarly journals High‐speed and area‐efficient scalable N ‐bit digital comparator

2020 ◽  
Vol 14 (4) ◽  
pp. 450-458
Author(s):  
Piyush Tyagi ◽  
Rishikesh Pandey
Keyword(s):  
High Speed ◽  
Digital Comparator ◽  
Area Efficient
Sign in / Sign up

Export Citation Format

Share Document